

ins B

ins R'

related  
manner

Fig. 14 is a diagram showing a top view of a related art 1-line linear sensor in a simple and plain manner.


Transfers of data in the horizontal CCD transfer registers 53 and 54 are 2-phase driven. To be more specific, horizontal drive pulse signals  $\phi 1$  and  $\phi 2$  are applied thereto.

In addition, a transfer pulse signal  $\phi_{HH}$  is applied to the horizontal-horizontal transfer register 55.

[illegible]

51 and a signal charge of an odd pixel of a sensor unit 51 are read out by read-out gates 56e and 56o, respectively which are controlled separately.

To be more specific, a read-out pulse signal  $\phi_{re}$  is applied to the read-out gate 56e for an even pixel while a read-out pulse signal  $\phi_{ro}$  is applied to the read-out gate 56o for an odd pixel.

 Typical transfer timings in this configuration are shown in Fig. 15.

First of all, when the read-out pulse signal  $\phi_{re}$  is raised to a high level with the horizontal driving pulse signal  $\phi_{h1}$  set at the high level, the read-out gate 56e is opened to let a signal charge of an even pixel be transferred to the first horizontal CCD transfer register 53.

Next, when the horizontal driving pulse signal  $\phi_{h1}$  is set at a low level with the transfer pulse signal  $\phi_{HH}$  raised at the high level, the signal charge of the even pixel is transferred from the first horizontal CCD transfer register 53 to the horizontal-horizontal transfer register 55.

Then, when the read-out pulse signal  $\phi_{ro}$  and the horizontal driving pulse signal  $\phi_{h2}$  are raised to the high level at the same time, the read-out gate 56o is opened to let a signal charge of an odd pixel be

transferred to the first horizontal CCD transfer register 53.

At that time, since the transfer pulse signal  $\phi_{HH}$  is further set at the low level while the horizontal driving pulse signal  $\phi_{h2}$  is raised to the high level simultaneously, the signal charge of the even pixel existing in the horizontal-horizontal transfer register 55 is transferred to a transfer unit of the second horizontal CCD transfer register 54, to which pulse signal  $\phi_{h2}$  is delivered.

Thereafter, normal transfers or horizontal CCD transfers are carried out by the first and second horizontal CCD transfer registers 53 and 54 by raising the 2-phase pulse signal, namely, the horizontal driving pulse signals  $\phi_{h1}$  and  $\phi_{h2}$ , to a high level alternately to output the signal charges as a signal.

As described above, pixel signals stored in the sensor units 51 of the sensor array 52 are transferred by distributing the signals to a plurality of transfer units in the first and second horizontal CCD transfer registers 53 and 54. As a consequence, in order for the sensor array 52 to allocate the pixel signals to the transfer units, as many read-out gates 56e and 56o and as many read-out pulse signals  $\phi_{re}$  and  $\phi_{ro}$  as transfer units of the first and second horizontal CCD transfer registers 53

and 54 are normally required.

In such the configuration of the linear sensor 50, however, timings of the read-out pulse signals  $\phi_{re}$  and  $\phi_{ro}$  for reading out signal charges of even and odd pixels respectively are different. As a result, the time difference  $\Delta T$  between the reading-out timings results in a difference  $\Delta T$  in accumulation period between the signal charges.

In turn, the difference  $\Delta T$  in accumulation period causes, among others, sensitivity varying from pixel to pixel and a deviation in signal-charge fetching between pixels.

In addition, since the read-out gates 56e and 56o are provided separately for the even and odd pixels respectively, the configuration of the read-out gates 56e and 56o and the driving pulse signals of the read-out gates 56e and 56o become complex.

#### SUMMARY OF THE INVENTION

It is thus an object of the present invention addressing the problems described above to provide a solid-state image-pickup device capable of producing a good signal output by eliminating variations in sensitivity from pixel to pixel and a deviation in signal-charge fetching between pixels and relates to a



provided an accumulation gates for reading out signal charges of sensors of a sensor array at the same time and for storing the signal charges therein, so that the signal charges of the sensors are stored for the same accumulation period as being read out at the same time. As a result, sensitivities of the sensors of the sensor array can be made uniform and a deviation in signal-charge fetching can be eliminated.

According to the method provided by the present invention as described above, signal charges of sensors of a sensor array are read out at the same time and the signal charges are stored in an accumulation gate simultaneously, so that the signal charges of the sensors are stored for the same accumulation period. As a result, sensitivities of the sensors of the sensor array can be made uniform and an operation to read out the signal charges without deviation can be carried out.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a schematic diagram showing a top view of an embodiment implementing a CCD linear sensor provided by the present invention;

Fig. 2 is a diagram showing typical timings to drive the CCD linear sensor shown in Fig. 1;

Fig. 3 is a schematic diagram showing a top view of

an embodiment implementing a two-side read-out CCD linear sensor;

Fig. 4 is a schematic diagram showing a top view of an embodiment implementing a CCD linear sensor, in which four horizontal CCD transfer registers are provided on one side of an array of sensors;

Fig. 5 is a schematic diagram showing a top view of another embodiment implementing a 3-line CCD linear sensor provided by the present invention;

Figs. 6A to 6L are explanatory diagrams each showing a top view of main elements of the CCD linear sensor shown in Fig. 5 in a state of transferring signal charges in a simple and plain manner;

Fig. 7 is a timing chart showing typical timings to drive the CCD linear sensor shown in Fig. 5;

Fig. 8A is a cross-sectional diagram showing main elements of a configuration of an embodiment wherein a read-out gate and an accumulation gate share a common gate electrode;

Fig. 8B is a diagram showing electric potentials of the read-out gate and the accumulation gate shown in Fig. 8A;

Fig. 9 is a schematic diagram showing a top view of the related art linear sensor; and

Fig. 10 is a diagram showing typical timings to







register B at the higher level.

A read-out pulse signal  $\phi_{\text{ROG}}$  is applied to the read-out gate E and an accumulation pulse signal  $\phi_{\text{CHG}}$  is applied to the accumulation gate F.

The first and second horizontal CCD transfer registers B and C are driven by 2-phase pulse signals, namely, horizontal driving pulse signals  $\phi_{\text{h1}}$  and  $\phi_{\text{h2}}$ .

In addition, a transfer pulse signal  $\phi_{\text{HH}}$  is applied to the horizontal-horizontal transfer register D.

It should be noted that the configuration of the CCD linear sensor 1 includes a potential barrier which is provided between the horizontal CCD transfer register B and the accumulation gates F, though not shown in the figure. In this configuration, when the accumulation pulse signal  $\phi_{\text{CHG}}$  applied to the accumulation gate F and the horizontal driving pulse signal  $\phi_{\text{h1}}$  or  $\phi_{\text{h2}}$  applied to the first horizontal CCD register B are both set at a low level, a signal charge stored in an accumulation gate F can be prevented from flowing into the first horizontal CCD transfer register B.

An implementation of driving timing of the CCD linear sensor 1 having the configuration described above is shown in Fig. 2.

As shown in the figure, first of all, at a point of time  $t_1$ , the pulse signals  $\phi_{\text{ROG}}$ ,  $\phi_{\text{CHG}}$  and  $\phi_{\text{HH}}$  have risen

to the high level (ON-state), causing the read-out gate E to read out signal charges from the sensors 2 of the sensor array A and to the accumulation gate F at the same time.

At that time, the horizontal driving pulse signals  $\phi_{h1}$  and  $\phi_{h2}$  are both set at the low level.

Then, at a point of time  $t_2$ , the read-out pulse signal  $\phi_{ROG}$  of the read-out gate E is set at a low level, storing the signal charges read out from the sensors 2 into the accumulation gate F.

As described earlier, a potential barrier is provided between the first horizontal CCD transfer register B and the accumulation gate F, preventing the signal charges stored in the accumulation gate F from flowing into the first horizontal CCD transfer register B at this point of time.

Then, at a point of time  $t_3$ , the accumulation pulse signal  $\phi_{CHG}$  of the accumulation gate F is set at a low level and then the horizontal driving pulse signal  $\phi_{h1}$  is raised to the high level. As a result, signal charges of even pixels stored in the accumulation gate F are transferred to the first horizontal CCD transfer register B.

Then, at a point of time  $t_4$ , with the transfer pulse signal  $\phi_{HH}$  raised at a high level, the horizontal

driving pulse signal  $\phi_{h1}$  is set at a low level. As a result, the signal charges of the even pixels are transferred from the first horizontal CCD transfer register B to the horizontal-horizontal transfer register D.

Finally, at a point of time  $t_5$ , the transfer pulse signal  $\phi_{HH}$  of the horizontal-horizontal transfer register D is set at a low level while the horizontal driving pulse signal  $\phi_{h2}$  is raised at a high level. As a result, the signal charges of the even pixels are transferred from the horizontal-horizontal transfer register D to the second horizontal CCD transfer register C at the lower level and signal charges of odd pixels stored in the accumulation gate F are transferred to the first horizontal CCD transfer register B.

Thereafter, normal horizontal CCD transfer registers are carried out by setting the 2-phase pulse signal, namely, the horizontal driving pulse signals  $\phi_{h1}$  and  $\phi_{h2}$ , alternately to output the signal charges as a signal switching from high level to low level.

With driving timings described above adopted in the configuration of the CCD linear sensor 1, signal charges of pixels are read out from the sensors 2 of the sensor array A with the same timing, being stored into the accumulation gate F, so that the accumulation periods of

the signal charges in the accumulation gate F are equal. As a result, there are no longer conventional problems such as sensitivity variations from pixel to pixel and deviations in signal-charge fetching between pixels.

In the embodiment shown in Fig. 1, signal charges are transferred from the sensor array A of the CCD linear sensor 1 to the two horizontal CCD transfer registers B and C. It should be noted, however, that three horizontal CCD transfer registers can also be employed. In this case, 3-phase pulse signals are used to drive the horizontal-horizontal transfer register D. In general, as many phases as horizontal CCD transfer registers are used for horizontal-horizontal driving. By applying driving timings of a plurality of phases such as 3, 4 and so on, phases, equal to the number of the transfer registers, the same transfers can be carried out.

In addition, the driving technique described above can also be applied to a configuration wherein signal charges of at least two sensor arrays are transferred and distributed to a plurality of horizontal transfer registers as is the case with a 3-line color linear sensor for example. Moreover, the driving technique described above can also be applied to a configuration wherein transfer registers are provided above and below an array of sensors.

Fig. 3 is a diagram showing a top view of an embodiment implementing the so-called two-side read-out CCD linear sensor wherein horizontal CCD transfer registers are provided above and below an array of sensors in a simple and plain manner.

In the CCD linear sensor 11 shown in Fig. 3, two of the horizontal CCD transfer registers 13 and 14 are provided above a sensor array 12. On the other hand, horizontal CCD transfer registers 15 and 16 are provided below the sensor array 12.

Read-out gates 17A and 17B are provided above and below the sensor array 12, respectively.

Between the read-out gate 17A and the horizontal CCD register 14 on the inner side, an accumulation gate 18A is provided. By the same token, between the read-out gate 17B and the horizontal CCD register 15, an accumulation gate 18B is provided.

Between the horizontal CCD transfer registers 13 and 14 above the sensor array 12, a horizontal-horizontal transfer register 19A is provided. By the same token, between the horizontal CCD transfer registers 15 and 16 below the sensor array 12, a horizontal-horizontal transfer register 19B is provided.

The read-out gates 17A and 17B, the accumulation gates 18A and 18B and the horizontal-horizontal transfer

registers 19A and 19B, each provided on the two sides of the sensor array 12 are driven by a common read-out pulse signal  $\phi_{\text{ROG}}$ , a common accumulation pulse signal  $\phi_{\text{CHG}}$  and a common transfer pulse signal  $\phi_{\text{HH}}$ , respectively.

In the CCD linear sensor 11, every set of four pixels each serving as the so-called sensor on the sensor array 12 are denoted by reference numerals 1, 2, 3 and 4. The four pixels 1, 2, 3 and 4 in each set are allocated and transferred to the four horizontal CCD transfer registers 13, 14, 15 and 16, respectively, two of them are provided above the sensor array 12 and the remaining two are provided below the sensor array 12 as described above.

To be more specific, a signal charge of the pixel 1 is transferred to the horizontal CCD transfer register 15 right below the sensor array 12 and a signal charge of the pixel 2 is transferred to the horizontal CCD transfer register 14 right above the sensor array 12. On the other hand, a signal charge of the pixel 3 is transferred to the horizontal CCD transfer register 16 far below the sensor array 12 and a signal charge of the pixel 4 is transferred to the horizontal CCD transfer register 13 far above the sensor array 12.

Then, by carrying out horizontal driving based on 2-phase or 4-phase, signal charges in the horizontal CCD

transfer registers 13, 14, 15 and 16 can be output.

It should be noted that allocation of signal charges of pixels 1, 2, 3 and 4 to the horizontal CCD transfer registers 13, 14, 15 and 16 is not limited to what is described above. Other combinations can also be adopted as well.

It is worth noting that it is also possible to design a configuration wherein the read-out gates 17A and 17B, the accumulation gates 18A and 18B and the horizontal-horizontal transfer registers 19A and 19B, each provided on the two sides of the sensor array 12 are driven by different driving pulse signals, such as read-out pulse signals  $\phi_{\text{ROG}}$ , accumulation pulse signals  $\phi_{\text{CHG}}$  and transfer pulse signals  $\phi_{\text{HH}}$ , respectively.

As shown in Fig. 3, however, by driving the read-out gates 17A and 17B, the accumulation gates 18A and 18B and the horizontal-horizontal transfer registers 19A and 19B, each provided on the two sides of the sensor array 12 by common driving pulse signals, that is, a common read-out pulse signal  $\phi_{\text{ROG}}$ , a common accumulation pulse signal  $\phi_{\text{CHG}}$  and a common transfer pulse signal  $\phi_{\text{HH}}$  respectively, signal charges of pixels 1, 2, 3 and 4 can be allocated to a plurality of horizontal CCD transfer registers, that is, the horizontal CCD transfer registers 13, 14, 15 and 16, the configuration using common driving



pulse signals to drive the read-out gates 17A and 17B, the accumulation gates 18A and 18B and the horizontal-horizontal transfer registers 19A and 19B is desirable since such a configuration makes the structure of the CCD linear sensor 11 simple.

Fig. 4 is a diagram showing a top view of an embodiment implementing a one-side read-out CCD linear sensor wherein four horizontal CCD transfer registers are provided on one side of an array of sensors in a simple and plain manner.

The CCD linear sensor 21 shown in Fig. 4 includes: four horizontal CCD transfer registers 23, 24, 25 and 26 provided on one side (lower side in Fig. 4) of a sensor array 22; a read-out gate 27 adjacent to the sensor array 22 on the lower side thereof; an accumulation gate 28 between the CCD transfer register 23 and the read-out gate 27; and three horizontal-horizontal transfer registers 29A, 29B and 29C among the four horizontal CCD transfer registers 23, 24, 25 and 26, that is, the horizontal-horizontal transfer register 29A between the horizontal CCD transfer registers 23 and 24, the horizontal-horizontal transfer register 29B between the horizontal CCD transfer registers 24 and 25 and the horizontal-horizontal transfer register 29C between the horizontal CCD transfer registers 25 and 26.

A read-out pulse signal  $\phi$  ROG is applied to the read-out gate 27 and an accumulation pulse signal  $\phi$  CHG is applied to the accumulation gate 28.

The three horizontal-horizontal transfer registers 29A, 29B and 29C are driven by transfer pulse signals  $\phi$  HHA,  $\phi$  HHB and  $\phi$  HHC which are different from each other to serve as a 3-phase pulse signal implementing horizontal-horizontal transfers of signal charges.

In the CCD linear sensor 21, every set of four pixels of the sensor array 22 are denoted by reference numerals 1, 2, 3 and 4. The 4 pixels 1, 2, 3 and 4 in each set are allocated and transferred to the four horizontal CCD transfer registers 23, 24, 25 and 26, respectively.

To be more specific, the signal charge of the pixel 1 is transferred to the horizontal CCD transfer register 23 immediately below the sensor array 22 and the signal charge of the pixel 2 is transferred to the horizontal CCD transfer register 24 below the horizontal CCD transfer register 23. On the other hand, the signal charge of the pixel 3 is transferred to the horizontal CCD transfer register 25 below the horizontal CCD transfer register 24 and the signal charge of the pixel 4 is transferred to the horizontal CCD transfer register 26 at the lowest level below the horizontal CCD transfer

200 210 220 230 240 250 260 270 280 290 300 310 320 330 340 350 360 370 380 390 400 410 420 430 440 450 460 470 480 490 500 510 520 530 540 550 560 570 580 590 600 610 620 630 640 650 660 670 680 690 700 710 720 730 740 750 760 770 780 790 800 810 820 830 840 850 860 870 880 890 900 910 920 930 940 950 960 970 980 990 1000 1010 1020 1030 1040 1050 1060 1070 1080 1090 1100 1110 1120 1130 1140 1150 1160 1170 1180 1190 1200 1210 1220 1230 1240 1250 1260 1270 1280 1290 1300 1310 1320 1330 1340 1350 1360 1370 1380 1390 1400 1410 1420 1430 1440 1450 1460 1470 1480 1490 1500 1510 1520 1530 1540 1550 1560 1570 1580 1590 1600 1610 1620 1630 1640 1650 1660 1670 1680 1690 1700 1710 1720 1730 1740 1750 1760 1770 1780 1790 1800 1810 1820 1830 1840 1850 1860 1870 1880 1890 1900 1910 1920 1930 1940 1950 1960 1970 1980 1990 2000 2010 2020 2030 2040 2050 2060 2070 2080 2090 2100 2110 2120 2130 2140 2150 2160 2170 2180 2190 2200 2210 2220 2230 2240 2250 2260 2270 2280 2290 2300 2310 2320 2330 2340 2350 2360 2370 2380 2390 2400 2410 2420 2430 2440 2450 2460 2470 2480 2490 2500 2510 2520 2530 2540 2550 2560 2570 2580 2590 2600 2610 2620 2630 2640 2650 2660 2670 2680 2690 2700 2710 2720 2730 2740 2750 2760 2770 2780 2790 2800 2810 2820 2830 2840 2850 2860 2870 2880 2890 2900 2910 2920 2930 2940 2950 2960 2970 2980 2990 3000 3010 3020 3030 3040 3050 3060 3070 3080 3090 3100 3110 3120 3130 3140 3150 3160 3170 3180 3190 3200 3210 3220 3230 3240 3250 3260 3270 3280 3290 3300 3310 3320 3330 3340 3350 3360 3370 3380 3390 3400 3410 3420 3430 3440 3450 3460 3470 3480 3490 3500 3510 3520 3530 3540 3550 3560 3570 3580 3590 3600 3610 3620 3630 3640 3650 3660 3670 3680 3690 3700 3710 3720 3730 3740 3750 3760 3770 3780 3790 3800 3810 3820 3830 3840 3850 3860 3870 3880 3890 3900 3910 3920 3930 3940 3950 3960 3970 3980 3990 4000 4010 4020 4030 4040 4050 4060 4070 4080 4090 4100 4110 4120 4130 4140 4150 4160 4170 4180 4190 4200 4210 4220 4230 4240 4250 4260 4270 4280 4290 4300 4310 4320 4330 4340 4350 4360 4370 4380 4390 4400 4410 4420 4430 4440 4450 4460 4470 4480 4490 4500 4510 4520 4530 4540 4550 4560 4570 4580 4590 4600 4610 4620 4630 4640 4650 4660 4670 4680 4690 4700 4710 4720 4730 4740 4750 4760 4770 4780 4790 4800 4810 4820 4830 4840 4850 4860 4870 4880 4890 4900 4910 4920 4930 4940 4950 4960 4970 4980 4990 5000 5010 5020 5030 5040 5050 5060 5070 5080 5090 5100 5110 5120 5130 5140 5150 5160 5170 5180 5190 5200 5210 5220 5230 5240 5250 5260 5270 5280 5290 5300 5310 5320 5330 5340 5350 5360 5370 5380 5390 5400 5410 5420 5430 5440 5450 5460 5470 5480 5490 5500 5510 5520 5530 5540 5550 5560 5570 5580 5590 5600 5610 5620 5630 5640 5650 5660 5670 5680 5690 5700 5710 5720 5730 5740 5750 5760 5770 5780 5790 5800 5810 5820 5830 5840 5850 5860 5870 5880 5890 5900 5910 5920 5930 5940 5950 5960 5970 5980 5990 6000 6010 6020 6030 6040 6050 6060 6070 6080 6090 6100 6110 6120 6130 6140 6150 6160 6170 6180 6190 6200 6210 6220 6230 6240 6250 6260 6270 6280 6290 6300 6310 6320 6330 6340 6350 6360 6370 6380 6390 6400 6410 6420 6430 6440 6450 6460 6470 6480 6490 6500 6510 6520 6530 6540 6550 6560 6570 6580 6590 6600 6610 6620 6630 6640 6650 6660 6670 6680 6690 6700 6710 6720 6730 6740 6750 6760 6770 6780 6790 6800 6810 6820 6830 6840 6850 6860 6870 6880 6890 6900 6910 6920 6930 6940 6950 6960 6970 6980 6990 7000 7010 7020 7030 7040 7050 7060 7070 7080 7090 7100 7110 7120 7130 7140 7150 7160 7170 7180 7190 7200 7210 7220 7230 7240 7250 7260 7270 7280 7290 7300 7310 7320 7330 7340 7350 7360 7370 7380 7390 7400 7410 7420 7430 7440 7450 7460 7470 7480 7490 7500 7510 7520 7530 7540 7550 7560 7570 7580 7590 7600 7610 7620 7630 7640 7650 7660 7670 7680 7690 7700 7710 7720 7730 7740 7750 7760 7770 7780 7790 7800 7810 7820 7830 7840 7850 7860 7870 7880 7890 7900 7910 7920 7930 7940 7950 7960 7970 7980 7990 8000 8010 8020 8030 8040 8050 8060 8070 8080 8090 8100 8110 8120 8130 8140 8150 8160 8170 8180 8190 8200 8210 8220 8230 8240 8250 8260 8270 8280 8290 8300 8310 8320 8330 8340 8350 8360 8370 8380 8390 8400 8410 8420 8430 8440 8450 8460 8470 8480 8490 8500 8510 8520 8530 8

Fig. 5 is a diagram showing a top view of still another embodiment of the present invention implementing a 3-line CCD linear sensor in a simple and plain manner.

19

transferring signal charges of odd and even pixels implemented by sensors of the sensor array c.

In addition, the CCD linear sensor 31 implemented by this embodiment further has a vertical register v for transferring signal charges of pixels of the sensor array b located between the sensor arrays a and c to the horizontal CCD transfer registers f' and g'; a horizontal-horizontal transfer register j' provided between the horizontal CCD transfer registers d' and e'; a horizontal-horizontal transfer register k' provided between the horizontal CCD transfer registers f' and g'; a horizontal-horizontal transfer register l' provided between the horizontal CCD transfer registers g' and h'; and a horizontal-horizontal transfer register m' provided between the horizontal CCD transfer registers h' and i'.

The horizontal CCD transfer registers d', e', f', g', h' and i' are each driven by 2-phase horizontal driving pulse signals  $\phi_{h1}$  and  $\phi_{h2}$  to transfer signal charges sequentially in the horizontal direction.

In addition, the horizontal-horizontal transfer register k' is driven by a transfer pulse signal  $\phi_{HH1}$ , the horizontal-horizontal transfer register l' is driven by a transfer pulse signal  $\phi_{HH2}$ , the horizontal-horizontal transfer register m' and the horizontal-horizontal transfer register j' are driven by a transfer

SECRET  
pulse signal  $\phi_{HH3}$  to control flows of signal charges between the horizontal CCD transfer registers d', e', f', g', h' and i'.

A read-out gate n' is provided between pixels of the sensor array a and the horizontal CCD transfer register e' and a read-out gate o' is provided between pixels of the sensor array c and the horizontal CCD transfer register f'. The read-out gates n' and o' are driven by a read-out pulse signal  $\phi_{ROG}$  to transfer signal charges of pixels to the horizontal CCD transfer registers e', d', h' and i'.

In addition, 2-phase vertical driving pulse signals  $\phi_{V1}$  and  $\phi_{V2}$  are applied to the vertical register v to transfer signal charges of odd and even pixels of the sensor array b to the horizontal CCD transfer registers f' and g'.

Then, much like the embodiments described previously, this embodiment has a configuration similar to the other embodiments stated before wherein, in particular, an accumulation gate p' is provided between the transfer gate n' adjacent to pixels of the sensor array a and the horizontal CCD transfer register e', and an accumulation gate q' is provided between the transfer gate o' adjacent to pixels of the sensor array c and the horizontal CCD transfer register f'. By applying an



It is desirable to arrange the three sensor arrays a, b and c at locations adjacent to each other. It should be noted, however, that they do not have to be arranged at locations adjacent to each other. For example, the sensors arrays a, b and c can be arranged at locations separated from each other by two to three lines.

Next, a concrete driving method of the CCD linear sensor 31 is explained. Figs. 6A to 6L are diagrams showing top views of principal elements involved in sequential transfers of signal charges in a simple and plain manner. Fig. 7 shows timing charts of the transfers.

Figs. 6A to 6L are diagrams showing transfers of signal charges stored in the sensor arrays b and c. In the figure, a signal charge is expressed by an ellipse. A hatched portion represents a portion at a low level or an OFF-state.

First of all, at a point of time  $t_1$  shown in Fig. 7, the pulse signals  $\phi_{h1}$ ,  $\phi_{h2}$ ,  $\phi_{V1}$  and  $\phi_{V2}$  are set at a low level while the pulse signals  $\phi_{ROG}$ ,  $\phi_{CHG}$ ,  $\phi_{HH1}$ ,  $\phi_{HH2}$  and  $\phi_{HH3}$  are raised to a high level. In this state, signal charges are transferred from pixels of the sensor array c to the accumulation gate  $q'$  as shown in Fig. 6A.

It should be noted that, by raising the read-out pulse signal  $\phi_{ROG}$  to a high level at that time, signal charges are transferred from pixels of the sensor array a

to the accumulation gate  $p'$  as shown in Fig. 5.

Next, when only the read-out pulse signal  $\phi_{\text{ROG}}$  changes from the high level to a low level at a point of time  $t_2$ , signal charges left in the read-out gate  $o'$  are also transferred to the accumulation gate  $q'$ . It should be noted that, at that time, signal charges left in the read-out gate  $n'$  shown in Fig. 5 are also transferred to the accumulation gate  $p'$ .

Then, at a point of time  $t_3$ , when the horizontal driving pulse signal  $\phi_{h1}$  is set at a low level, the horizontal driving pulse signal  $\phi_{h2}$  is raised to a high level, the vertical driving pulse signal  $\phi_{V1}$  is set at a low level, the vertical driving pulse signal  $\phi_{V2}$  is set at a low level, the read-out pulse signal  $\phi_{\text{ROG}}$  is set at a low level, the accumulation pulse signal  $\phi_{\text{CHG}}$  is set at a low level and the transfer pulse signals  $\phi_{\text{HH1}}$ ,  $\phi_{\text{HH2}}$  and  $\phi_{\text{HH3}}$  are raised to a high level, signal charges of odd pixels of the sensor array  $c$  are transferred from the accumulation gate  $q'$  to the horizontal-horizontal transfer register  $k'$  as shown in Fig. 6B. Since the horizontal driving pulse signal  $\phi_{h2}$  is at a high level at that time, in some cases, signal charges of odd pixels of the sensor array  $c$  may also exist in the horizontal CCD transfer register  $f'$ .

Since the horizontal driving pulse signal  $\phi_{h1}$  is





are raised to a high level, signal charges of pixels of the sensor array b are transferred to an upper stage V1 of the vertical register v as shown in Fig. 6C.

It should be noted that, signal charges of odd pixels of the sensor array c left in the horizontal CCD transfer register f', if any, are transferred to the horizontal-horizontal transfer register k'.

It is also worth noting, that by setting the horizontal driving pulse signal  $\phi_{h2}$  at a low level at that time, signal charges of odd pixels of the sensor array a shown in Fig. 5 are transferred from the horizontal CCD transfer register e' to the horizontal-horizontal transfer register j'.

Then, at a point of time  $t_5$ , when the horizontal driving pulse signal  $\phi_{h1}$  is raised to a high level, the horizontal driving pulse signal  $\phi_{h2}$  is set at a low level, the vertical driving pulse signal  $\phi_{V1}$  is raised to a high level, the vertical driving pulse signal  $\phi_{V2}$  is set at a low level, the read-out pulse signal  $\phi_{ROG}$  is set at a low level, the accumulation pulse signal  $\phi_{CHG}$  is set at a low level and the transfer pulse signal  $\phi_{HH1}$  is set at a low level and the transfer pulse signals  $\phi_{HH2}$  and  $\phi_{HH3}$  are raised to a high level, signal charges of odd pixels of the sensor array c are transferred from the horizontal-horizontal transfer register k' to the horizontal-

horizontal transfer register 1' as shown in Fig. 6D. Since the horizontal driving pulse signal  $\phi_{h1}$  is at a high level at that time, in some cases, signal charges of odd pixels of the sensor array c may also exist in the horizontal CCD transfer register g'.

On the other hand, signal charges of even pixels of the sensor array c are transferred from the accumulation gate q' to the horizontal CCD transfer register f'.

It should be noted that, since the horizontal driving pulse signal  $\phi_{h1}$  is at a high level at that time, signal charges of odd pixels of the sensor array a are transferred from the horizontal-horizontal transfer register j' to the horizontal CCD transfer register d'.

In addition, signal charges of even pixels of the sensor array a are transferred from the accumulation gate p' to the horizontal CCD transfer register e'.

Then, at a point of time  $t_6$ , when the horizontal driving pulse signal  $\phi_{h1}$  is raised to a high level, the horizontal driving pulse signal  $\phi_{h2}$  is set at a low level, the vertical driving pulse signal  $\phi_{V1}$  is set to a low level, the vertical driving pulse signal  $\phi_{V2}$  is raised to a high level, the read-out pulse signal  $\phi_{ROG}$  is set at a low level, the accumulation pulse signal  $\phi_{CHG}$  is set at a low level and the transfer pulse signals  $\phi_{HH1}$ ,  $\phi_{HH2}$  and  $\phi_{HH3}$  are raised to a high level, signal charges of pixels

of the sensor array b are transferred from the upper stage V1 to a lower stage V2 of the vertical register v as shown in Fig. 6E.

Then, at a point of time  $t_7$ , when the horizontal driving pulse signal  $\phi_{h1}$  is set at a low level, the horizontal driving pulse signal  $\phi_{h2}$  is set at a low level, the vertical driving pulse signal  $\phi_{V1}$  is set at a low level, the vertical driving pulse signal  $\phi_{V2}$  is set at a low level, the read-out pulse signal  $\phi_{ROG}$  is set at a low level, the accumulation pulse signal  $\phi_{CHG}$  is raised to a high level and the transfer pulse signals  $\phi_{HH1}$ ,  $\phi_{HH2}$  and  $\phi_{HH3}$  are raised to a high level, signal charges of pixels of the sensor array b are transferred from the lower stage V2 of the vertical register v to the accumulation gate q' as shown in Fig. 6F.

In addition, signal charges of even pixels of the sensor array c are transferred from the horizontal CCD transfer register f' to the horizontal-horizontal transfer register k'.

It should be noted that, signal charges of odd pixels of the sensor array c left in the horizontal CCD transfer register g', if any, are transferred to the horizontal-horizontal transfer register l'.

It should be noted, that by setting the horizontal driving pulse signal  $\phi_{h1}$  at a low level at that time,

signal charges of odd pixels of the sensor array a are transferred from the horizontal CCD transfer register d' to the horizontal-horizontal transfer register j'.

In addition, signal charges of even pixels of the sensor array a are also transferred from the horizontal CCD transfer register e' to the horizontal-horizontal transfer register j'.

Then, at a point of time  $t_8$ , when the horizontal driving pulse signal  $\phi_{h1}$  is set at a low level, the horizontal driving pulse signal  $\phi_{h2}$  is raised to a high level, the vertical driving pulse signal  $\phi_{V1}$  is set at a low level, the vertical driving pulse signal  $\phi_{V2}$  is set at a low level, the read-out pulse signal  $\phi_{ROG}$  is set at a low level, the accumulation pulse signal  $\phi_{CHG}$  is set at a low level and the transfer pulse signals  $\phi_{HH1}$  and  $\phi_{HH2}$  are set at a low level and the transfer pulse signal  $\phi_{HH3}$  are raised to a high level, signal charges of odd pixels of the sensor array c are transferred from the horizontal-horizontal transfer register l' to the horizontal-horizontal register m' as shown in Fig. 6G. Since the horizontal driving pulse signal  $\phi_{h2}$  is at a high level at that time, signal charges of odd pixels of the sensor array c may also exist in the horizontal CCD transfer register h' in some cases.

In addition, signal charges of even pixels of the

sensor array c are transferred from the horizontal-  
horizontal transfer register k' to the horizontal CCD  
transfer register g'.

Then, by raising the horizontal driving pulse  
signal  $\phi_{h2}$  to a high level, signal charges of odd pixels  
of the sensor array b are transferred from the  
accumulation gate q' to the horizontal CCD transfer  
register f'.

Since a potential barrier exists due to the  
horizontal driving pulse signal  $\phi_{h1}$  reset at a low level,  
on the other hand, signal charges of even pixels of the  
sensor array b remain continuously in the accumulation  
gate q'.

It should be noted that, by raising the horizontal  
driving pulse signal  $\phi_{h2}$  to a high level at that time,  
signal charges of odd pixels of the sensor array a are  
transferred from the horizontal-horizontal transfer  
register j' to the horizontal CCD transfer register e'.

In addition, signal charges of even pixels of the  
sensor array a are also transferred from the horizontal-  
horizontal transfer register j' to the horizontal CCD  
transfer register d'.

Then, at a point of time  $t_9$ , as shown in Fig. 6H,  
when the transfer pulse signal  $\phi_{HH2}$  is changed to a high  
level, signal charges basically remain at the same

locations as shown in Fig. 6G. Since the horizontal-  
horizontal transfer registers are normally driven to an  
electric potential lower than the horizontal CCD transfer  
registers, however, signal charges of even pixels of the  
sensor array c flow from the horizontal CCD transfer  
register g' to the horizontal-horizontal transfer  
register l'.

Then, at a point of time  $t_{10}$ , as shown in Fig. 6I,  
when the transfer pulse signal  $\phi_{HH1}$  is changed to a high  
level, signal charges basically remain at the same  
locations shown in Figs. 6G and 6H. In some cases,  
however, signal charges of odd pixels of the sensor array  
b flow from the horizontal CCD transfer register f' to  
the horizontal-horizontal transfer register k'.

In addition, by making an electric potential at a  
portion on the sensor side in each of the horizontal CCD  
transfer registers shallow as described above, signal  
charges of odd pixels of the sensor array c can be  
prevented from flowing from the horizontal CCD transfer  
register g' to the horizontal-horizontal transfer  
register k' on the sensor side, even if the transfer  
pulse signal  $\phi_{HH1}$  is at a high level at the point of time  
 $t_{10}$ . It is thereby possible to prevent signal charges of  
odd pixels of the sensor array c from mixing with signal  
charges of odd pixels of the sensor array b.

Then, at a point of time  $t_{11}$ , when the horizontal driving pulse signal  $\phi h1$  is set at a low level, the horizontal driving pulse signal  $\phi h2$  is set at a low level, the vertical driving pulse signal  $\phi V1$  is set at a low level, the vertical driving pulse signal  $\phi V2$  is set at a low level, the read-out pulse signal  $\phi ROG$  is set at a low level, the accumulation pulse signal  $\phi CHG$  is set at a low level and the transfer pulse signals  $\phi HH1$ ,  $\phi HH2$  and  $\phi HH3$  are raised to a high level, signal charges of even pixels of the sensor array c are transferred from the horizontal CCD transfer register g' to the horizontal-horizontal register l'.

It should be noted that signal charges of odd pixels of the sensor array c left in the horizontal CCD transfer register h', if any, are transferred to the horizontal-horizontal transfer register m'.

In addition, signal charges of odd pixels of the sensor array b are also transferred from the horizontal CCD transfer register f' to the horizontal-horizontal transfer register k'.

It should be noted, that by setting the horizontal driving pulse signal  $\phi h2$  at a low level at that time, signal charges of odd pixels of the sensor array a are transferred from the horizontal CCD transfer register e' back to the horizontal-horizontal transfer register j'.



In addition, signal charges of even pixels of the sensor array a are also transferred from the horizontal CCD transfer register d' back to the horizontal-horizontal transfer register j'.

Then, at a point of time  $t_{12}$ , when the horizontal driving pulse signal  $\phi_{h1}$  is raised to a high level, the horizontal driving pulse signal  $\phi_{h2}$  is set at a low level, the vertical driving pulse signal  $\phi_{V1}$  is set at a low level, the vertical driving pulse signal  $\phi_{V2}$  is set at a low level, the read-out pulse signal  $\phi_{ROG}$  is set at a low level, the accumulation pulse signal  $\phi_{CHG}$  is raised to a high level and the transfer pulse signals  $\phi_{HH1}$ ,  $\phi_{HH2}$  and  $\phi_{HH3}$  are set at a low level, signal charges of odd pixels of the sensor array c are transferred from the horizontal-horizontal transfer register m' to the horizontal CCD transfer register i' and signal charges of even pixels of the sensor array c are transferred from the horizontal-horizontal register l' to the horizontal CCD transfer register h' as shown in Fig. 6K.

Furthermore, since the horizontal driving pulse signal  $\phi_{h1}$  is at a high level, signal charges of even

pixels of the sensor array b are transferred from the accumulation gate q' to the horizontal CCD transfer register f'.

It should be noted that by raising the horizontal driving pulse signal  $\phi_{h1}$  to a high level, signal charges of odd pixels of the sensor array a are transferred from the horizontal-horizontal transfer register j' to the horizontal CCD transfer register d'.

In addition, signal charges of even pixels of the sensor array a are also transferred from the horizontal-horizontal transfer register j' to the horizontal CCD transfer register e'.

Then, at a point of time  $t_{13}$ , when the accumulation pulse signal  $\phi_{CHG}$  is changed to a low level, signal charges left in accumulation gate q' such as signal charges of even pixels of the sensor array b are transferred to the horizontal CCD transfer register f' as shown in Fig. 6L.

At that time, signal charges left in accumulation gate p' such as signal charges of even pixels of the sensor array a are transferred to the horizontal CCD transfer register e' as well.

Thus, signal charges of pixels of the sensor arrays b and c are split into signal charges of even pixels and signal charges of odd pixels which are each transferred



correction circuit at a stage after a conversion unit for converting an electric charge into a voltage.

The embodiments described above each have a configuration including an electrode of a read-out gate and an electrode of an accumulation gate. It should be noted, however, that it is also possible to provide a gate electrode common to both a read-out gate and an accumulation gate. Such a configuration is described as follows.

As shown in Fig. 8A, a portion 41 serving as a read-out gate on the surface of a semiconductor unit and a portion 42 serving as an accumulation gate are provided at impurity concentrations  $n^-$  and  $n^+$  which are different from each other to give a configuration wherein the electric potential at the accumulation gate 42 side is low as shown in Fig. 8B. Built on these areas 41 and 42, a common electrode 43 is driven by a driving pulse signal  $\phi_{RCG}$ .

In such a configuration, signal charges of sensors 40 of the sensor array can be read out and stored in the accumulation gate 42 at the same time to be allocated to a plurality of horizontal CCD transfer registers as is the case with the configuration wherein gate electrodes are provided separately for the read-out gate 41 and the accumulation gate 42.

By providing a configuration wherein the read-out gate 41 and an accumulation gate 42 share a common electrode 43 as described above, the number of electrodes can be reduced and the manufacturing process can thus be made simpler.

In addition, even if the gate electrode 43 is thick, the total width of the read-out gate 41 and the accumulation gate 42 can be made small in comparison with a configuration wherein gate electrodes are provided separately for the read-out gate 41 and the accumulation gate 42. By making the gate electrode 43 thick, the resistance of the gate electrode 43 can be reduced. In addition, a thick gate electrode 43 also offers a merit that the gate electrode 43 and a contact between the gate electrode 43 and a wiring layer on the electrode 43 can be formed with ease. Another merit is that, by reducing the total electrode width, the gap between two adjacent sensors can also be decreased as well.

When only one sensor array is associated with the accumulation gate 42, only one driving timing is required by the accumulation gate 42 to read out signal charges. Thus, the accumulation gate 42 and the read-out gate 41 can be configured to share a common gate electrode 43 as described above.

Thus, the accumulation gate 42 and the read-out





can be transferred at a high speed by allocating the signal charges to a plurality of transfer registers.

While the preferred embodiments have been described using specific terms, such description is for illustrative purposes only, and it is to be understood that changes and variations may be made without departing from the spirit or scope of the following claims.